The solution includes a hardware design based on a single-chip SIL 3 and HFT=1 architecture with a complete set of supporting ... the on-chip redundancy requirements outlined in Part 2 Annex E of the ...